REGISTRATION AND CERTIFICATION

- Maximum seats: 25 (selection based on merit and first come, first serve basis)
- No Registration Fee
- Online registration form link: https://forms.gle/Lg4Gd7FHCMHiPoLPA

Please fill the above Google form with the requested details and upload the scanned copies of the certificate, resume, and declaration form along with NOC (from the Project supervisor/HoD/Head of the institution) by 17th May 2023.

The applications will be screened, and the candidates will be selected on merit. The selection committee’s decision will be final in the selection of candidates.

The selected candidates will be informed by email on or before 25th May 2023.

The selected candidates will have to acknowledge participating in the workshop through return email (on or before 01st June 2023), failing which the waitlisted candidates may be called to attend the workshop.

Certificates will be provided to the participants after the successful completion of the workshop.

Selected participants will be accommodated in Institute guest house/hostel rooms (if available) with catering facilities under the funds approved by SERB (as per norms).

The participating students will be eligible for TA reimbursement for their journey to the host institute from their home town/home institute, both ways, as per the GoI norms.

IMPORTANT DATES

- Last date of registration: 17/05/2023
- List of selected students: 25/05/2023
- Last date to accept the offer: 01/06/2023

Participants: Eligibility Criteria

1. Only regular PG level (i.e., Masters or Ph.D.) students pursuing their degree from AICTE approved Institution within India are eligible to apply.
2. Relevant areas of specialization include (but are not limited to): Embedded Systems, VLSI based system design, On-Chip Networks, FPGA Implementation.
3. The applicants should produce a declaration form and a "No Objection Certificate (NOC)" from the Supervisor/Head of the Department/Institute, allowing their student to undergo training in the workshop if selected.

CHIEF PATRON & CHAIRMAN

Dr. G. Aghila
Director, NIT Tiruchirappalli

PATRON

Prof. G. Lakshmi Narayanan
Department of ECE, NIT Tiruchirappalli

CO-CHAIRMAN

Dr. M. Bhaskar, HoD
Department of ECE, NIT Tiruchirappalli

ADDRESS FOR CORRESPONDENCE

Dr. B. Naresh Kumar Reddy,
Assistant Professor, ECE
National Institute of Technology Tiruchirappalli
Tiruchirappalli, Tamil Nadu - 620015
Email: bnkreddy@nitt.edu
Contact Number: +91- 9966539090

Further details:
Contact: Mr. T. Nikhil Kumar (+91-6281110917)
Mr. Shaik Sameer (+91-6302871550)

SERB Sponsored

One Week High-End Workshop on
Hands-on Training on FPGA Architectures and Programming using Verilog HDL
[Physical Mode]
(05th to 11th June 2023)

EVENT ORGANIZER

Dr. B. Naresh Kumar Reddy, Assistant Professor

COORDINATORS

Dr. Srinivasulu Jogi, Assistant Professor,
Dr. B. Chandrababu Naik, Assistant Professor,

Organized by:
Department of Electronics and Communication Engineering,
National Institute of Technology Tiruchirappalli, Tiruchirappalli,
Tamilnadu-620015.
About the Department

The Electronics and Communication Engineering (ECE) Department was established in the year 1968. The department offers Undergraduate (UG), Postgraduate (PG), M.S. (By Research) and Ph.D., degree programs that provide students with the knowledge and tools they need to succeed in the Electronics and Communication Engineering. Research in the department focuses on high-impact various disciplines: Communication systems, Wireless networks, Signal and Image Processing, RF MEMS and MIC, Microwave antennas, Optical communication and Photonics, VLSI technologies. Many of our Ph.D. graduates have taken up faculty positions in other NITs and IITs.

About the Karyashala Scheme

KARYASHALA is a program offered by the Science and Engineering Research Board (SERB), Government of India, via Accelerate Vigyan scheme to boost Research & Development in the country by enabling and grooming potential PG level students (masters and Ph.D. students) by developing dedicated research skills in selected areas/disciplines through high-end workshops. This program aims to provide opportunities to acquire specialized research skills.

About the Workshop

Programmable Logic Design has become a core technology utilized in building electronic systems. By integrating soft-core or hardcore processors, these devices have evolved to complete systems on a chip, steadily augmenting or even displacing general purpose processors. In particular, high-performance computing is mostly archived with FPGAs.

This workshop is intended to give participants a quick start and hands on practice needed for implementing cutting edge projects. Hence, a workshop on a FPGA Architectures using Verilog shall be helpful to potential Ph.D./M.Tech students.

Objectives of the Workshop:

a. To understand FPGA architectures and how they can be used to implement digital circuits.
b. To use Verilog HDL to model and design digital circuits and systems.
c. To use design tools and software to implement and test digital circuits on FPGAs.
d. To debug and troubleshoot digital circuits and systems.

Course Contents:

- Introduction to VLSI design flow
- RTL design (Verilog HDL) quick start
- Combinational circuits and sequential circuits using FPGA
- Synchronous and Asynchronous circuits using FPGA
- Delays and Clock in Verilog, FSM Coding
- Implementation of different Digital circuits using FPGA.
- FPGA Architectures and FPGA Design Flow.
- Advanced FPGA topics.
- FPGA based SoC Design-Case study.

Resource Persons

Subject experts from prestigious academic institutions (like IITs, NITs, etc.). R&D organizations, and industries will deliver the workshop contents. The coordinators and student volunteers will mentor the hands-on sessions.
One Week High-End Workshop on
Hands-on Training on FPGA Architectures and Programming
using Verilog HDL
[Physical Mode]

DECLARATION FORM

1. Name (In Block Letters): ……………………………………………………………………………………………….
2. Date of birth: ..................................................Gender: ..................................................
3. Category (M.Tech/M.E/M.S./Ph.D. student): ……………………………………………………………………………
4. Institution: ………………………………………………………………………………………………………………………
5. Department: ……………………………………………………………………………………………………………………
6. Mobile: ……………………………………………………………………………………………………………………………
7. e-mail: ……………………………………………………………………………………………………………………………
8. Specialization: …………………………………………………………………………………………………………………
9. Accommodation is required (Yes/No)………………………………………………………………………………
10. Official Address: …………………………………………………………………………………………………………

………………………………………………………………………………………………………………………………

Declaration: The information provided is true to the best of my knowledge. If selected, I agree to abide by the rules and regulations of the program and shall attend the course for the entire duration.

Name & Signature of the candidate

No Objection Certificate (NOC) from Project Supervisor/HoD/Head of Institution

I hereby certify that Mr./Ms. ………………………………………………………………… is a ……………… (M.Tech/M.E/PhD) student of …………………………………………………………………………………….
………………………………………………………………………………………………………………………………
I have no objection to him/her undergoing a high-end workshop (if selected) on “Hands-on Training on FPGA Architectures and Programming using Verilog HDL” at the National Institute of Technology Tiruchirappalli, Tamil Nadu, from 05th to 11th June 2023.

Place: 

Name & Signature of Project Supervisor/HoD/Head of Institution

Date: 

(Department/Institute Seal)